

Pinehills MLK 13" Schematics

WhiskyLake - U

2019-09-16

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Pinehills 13" WHL-U


Rev

X02

Date: Monday, September 23, 2019


Sheet 1 of 106

Pinehills MLK WHL Block Diagram





Main Func = CPU

DP to HDMI1.4




DP for Type-C Mux



Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	5 mils	25 mils	24.9 Ω ±1%	Max = 600 mils


(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC


Follow Jedi15

Port B DP to HDMI 1.4


Port C DP for Type-C Mux




CHECK WHL design guide: DISP_RCOMP



RTC Gen 9 reset circuit






Layout Placement Request



DDR4 ball type: **Interleaved Type**

Follow KY MLK 15



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel.
Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT

4.3 ODT Connectivity


Table 4-19. ODT Signals Connectivity Table

Processor	Memory type	Side	Signal	Rule
WHL-U	DDR4 Memory Down	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT bit balls. If Rank1 not used, Processor ODT[1] not connected.
		DRAMs	ODT[1:0]	
	DDR4 SODIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0] balls connected to DIMM ODT[1:0] balls.
		DIMMs	ODT[1:0]	

Note:
1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.

Design Guidelines:
SM_RCMP keep routing length less than 500 mils.

Layout Note:




Core Design:


CFG3		15,99
CFG4		15

ITP_PMODE <<<— 99


Follow Jedi15



```
SKL(#543016):
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*
```




Follow Jedi15




Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.

SVID_543016:

SVID DATA



SVID CLOCK



SVID ALERT




Figure 7-19. Routing Illustration for SVID Topology




Table 7-18. SVID# Routing Guidelines (Sheet 2 of 2)

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS		381	432	15000	17007.9
M3	MS/SL/DSL	VSS		102		4015.75	
M4	MS/SL/DSL	VSS		102		4015.75	
M5	MS/SL/DSL	VSS		102		4015.75	
M6	MS/SL/DSL	VSS		3	3	118.11	118.11
M7	MS/SL/DSL	VSS		3	3	118.11	118.11
M8	MS/SL/DSL	VSS		3	3	118.11	118.11
M9	MS/SL/DSL	VSS		3	3	118.11	118.11
M10	MS/SL/DSL	VSS		3	3	118.11	118.11
M11	MS/SL/DSL	VSS		3	3	118.11	118.11
M12	MS/SL/DSL	VSS		3	3	118.11	118.11
M13	MS/SL/DSL	VSS		3	3	118.11	118.11
Topology Guidelines							
SVID Signals		VIDSOUT, VIDSCK, VIDSALERT#					
VIDSOUT platform resistors		Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω					
VIDSCK platform resistors		Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω					
VIDSALERT# platform resistors		Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω					
Platform resistors tolerances		± 5%					
Route ordering		When routing at minimum spacing route Alert between Data and Clock					
Length Matching Rules							
Length Matching between VIDSOUT and VIDSCK		± 100mils					



Main Func = CPU

46 VSSSA_SENSE <<< —
46 VCCSA_SENSE <<< —
46 VCCGT_SENSE <<< —
46 VSSGT_SENSE <<< —

Pin Number	CFL-U43E	WHL ES1 Netname	WHL ES2 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE



Follow Jedi15



https://vinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU (DISPLAY)**

Size A3 Document Number **Pinehills 13" WHL-U** Rev **X02**

Date: Monday, September 23, 2019 Sheet 8 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3


Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 9 of 106

1V_CPU_CORE




VCCGT



VCCSA

22U 0603 x 8 (3DY)

<https://vinafix.com>

11.3.1 Whiskey Lake U 4+2 Decoupling Requirement

Table 11-1. Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
		8x 10uF 0402	
VCCGT		18x 47uF 0805 (6.3V)	Place as close to the package as possible. Can be placed on as either Primary or back side cap.
	15x 22uF 0603 (6.3V)		Place as close to the package as possible
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	


Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
VDDQ		2x 0805	Placeholder Only
		4x 1uF 0402/0201	
		3x 10uF 0402	
	1x 22uF 0603		
VCCIO	4x 1uF 0201		Place as close to the package as possible
	6x 10uF 0402		Place as close to the package as possible
VCCPLL_OC	4x 0402		Placeholder Only
	1x 1uF 0402		Do not merge VCCPLL, VCCPLL_OC and VCCGT to any noisy and high current power rail and do not route them close/adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
	1x 1uF 0402		Place as close as possible to BGA and can be placed on as either Primary or backside cap.
	1x 0805		Placeholder Only. Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCSTG	1x 1uF 0402		

Notes:

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ~ 250kHz e.g., 1MHz switching VR
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.

Figure 11-8. Whiskey Lake U 4+2 VCCORE Routing Guideline







<Core Design>

Main Func = CPU

PCH DERIVED RAILS UNSLICED GT

VCCIO

Follow RO13



Layout Note:

1uF:


- C1114 near N15
- C1116 near K15
- C1117 near AF20
- C1119 near N18
- C1121 near AB19

22uF :

- C1115 C1118 near N15

10uF:

- C1120 near N15



U-line 23e 28W
IccMax current-10ms max = 34 A

RF request 2016/01/12 modify

<https://vinafix.com>

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (Power CAP2)**





Size: A3 Document Number: **Red Hawk 13" WHL-U** Rev: **X02**

Date: Monday, September 23, 2019 Sheet 11 of 106

Main Func = MEMORY

- M_A_DQS_DN0
- M_A_DQS_DN1
- M_A_DQS_DN2
- M_A_DQS_DN3
- M_A_DQS_DN4
- M_A_DQS_DN5
- M_A_DQS_DN6
- M_A_DQS_DN7
- M_A_DQS_DP0
- M_A_DQS_DP1
- M_A_DQS_DP2
- M_A_DQS_DP3
- M_A_DQS_DP4
- M_A_DQS_DP5
- M_A_DQS_DP6
- M_A_DQS_DP7
- M_A_A0
- M_A_A1
- M_A_A2
- M_A_A3
- M_A_A4
- M_A_A5
- M_A_A6
- M_A_A7
- M_A_A8
- M_A_A9
- M_A_A10
- M_A_A11
- M_A_A12
- M_A_A13
- M_A_A14
- M_A_A15
- M_A_A16
- M_A_DQ0
- M_A_DQ1
- M_A_DQ2
- M_A_DQ3
- M_A_DQ4
- M_A_DQ5
- M_A_DQ6
- M_A_DQ7
- M_A_DQ8
- M_A_DQ9
- M_A_DQ10
- M_A_DQ11
- M_A_DQ12
- M_A_DQ13
- M_A_DQ14
- M_A_DQ15
- M_A_DQ16
- M_A_DQ17
- M_A_DQ18
- M_A_DQ19
- M_A_DQ20
- M_A_DQ21
- M_A_DQ22
- M_A_DQ23
- M_A_DQ24
- M_A_DQ25
- M_A_DQ26
- M_A_DQ27
- M_A_DQ28
- M_A_DQ29
- M_A_DQ30
- M_A_DQ31
- M_A_DQ32
- M_A_DQ33
- M_A_DQ34
- M_A_DQ35
- M_A_DQ36
- M_A_DQ37
- M_A_DQ38
- M_A_DQ39
- M_A_DQ40
- M_A_DQ41
- M_A_DQ42
- M_A_DQ43
- M_A_DQ44
- M_A_DQ45
- M_A_DQ46
- M_A_DQ47
- M_A_DQ48
- M_A_DQ49
- M_A_DQ50
- M_A_DQ51
- M_A_DQ52
- M_A_DQ53
- M_A_DQ54
- M_A_DQ55
- M_A_DQ56
- M_A_DQ57
- M_A_DQ58
- M_A_DQ59
- M_A_DQ60
- M_A_DQ61
- M_A_DQ62
- M_A_DQ63
- M_A_CLK0
- M_A_CLK9
- M_A_CLK1
- M_A_CLK4
- M_A_CKE0
- M_A_CKE1
- M_A_CS#0
- M_A_CS#1
- M_A_DIMA_ODT0
- M_A_DIMA_ODT1
- PCH_SMBDATA
- PCH_SMBCLK
- DQ04_DRAMRST#
- M_A_ACT_N
- M_A_ALERT_N
- M_A_PARITY
- M_A_PARITY
- M_A_BA0
- M_A_BA1
- M_A_BG0
- M_A_BG1
- V_SM_VREF_CNTA

https://vinafix.com



Follow Jedi15

DDR4-266P-79-GP-U
062.10011.M003
2nd = 062.10011.M001

062.10011.M003
2nd = 062.10011.M001

Layout Placement Request

«Core Design»

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.


File
DDR3-SODIMM1
Size
A2 Document Number
Pinehills 13" WHL-U
Rev
X02

Monday, September 23, 2018 Sheet 12 of 106

Main Func = MEMORY

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U


Date: Monday, September 23, 2019

Rev
X02

Sheet 13 of 106

(Blanking)

<Core Design>

<div><div></div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>		
Title <div>(Reserved)_SODIMM _SODIMM4</div>		
Size <div>A4</div>	Document Number <div>Pinehills 13" WHL-U</div>	Rev <div>X02</div>
Date: Monday, September 23, 2019		Sheet 14 of 106




Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL U PCH-LP

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes













6.3.1 PCH PCI Express* Interface Configuration Details

Figure 6-2. Supported PCH PCI Express* Link Configurations








PCH-LP	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3	PCIe* Controller #4
Flex I/O Lane	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15
PCIe* Lane	1 2 3 4	5 6 7 8	9 10 11 12	13 14 15 16
Premium-U	RP1	RP5	RP9	RP13
2x2	RP1	RP3	RP5	RP7
1x2-2x1	RP1	RP3	RP5	RP7
2x1-1x2	RP1	RP3	RP5	RP7
4x1	RP1	RP3	RP5	RP7

Table 1-3. PCH HSIO Detail




SKU	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Mainstream/Base-U	USB Gen1	USB 3.1 Gen1	USB 3.1 Gen1	USB 3.1 Gen1	PCIe*	PCIe*	GBE OA/PCIe*	GBE OB/PCIe*	GBE OC/PCIe*	PCIe*	SATA O/PCIe*	SATA IA/PCIe*	GBE OD/PCIe*	GBE OE/PCIe*	PCIe*	PCIe*
Premium-U	PCIe*/USB Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	GBE OA/PCIe*	GBE OB/PCIe*	GBE OC/PCIe*	PCIe*	PCIe*/SATA O	PCIe*/SATA IA	GBE OD/PCIe*	GBE OE/PCIe*	PCIe*/SATA 1B	PCIe*/SATA 2
Premium-Y	PCIe*/USB Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	PCIe*/USB 3.1 Gen1	GBE OA/PCIe*	GBE OB/PCIe*	GBE OC/PCIe*	PCIe*	PCIe*/SATA O	PCIe*/SATA IA	GBE OD/PCIe*	GBE OE/PCIe*	Not Available	Not Available




Main Func = PCH



Main Func = PCH



Follow Jedi15





Layout Placement Request

KBLR:GPP_F10-F11:1.8V only
CFLU:GPP_H10-H11:7V

(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.






Follow RO 13





PCH strap pin: NRB_BIT




No Reboot	Sampled at rising edge of PCH_PWROK
GSPH0_MOSI/ GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

The signal has a weak internal pull-down.



PROJECT_ID1	PROJECT_ID0	
0	0	Celeron DC 4205U
0	1	Pentium 5405U
1	0	Core I3-8145U
1	1	Core I5-8265U






Skylake U Processor Corner NCTF Motherboard Test Point Example



Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

Main Func = SPI Flash



Follow Intel PDG #575412




20190905(ENG)
Remove SSKT1 and SSKT2



Follow Pinehills KBL





Follow Mantis



Source	QUAD/DUAL fast read	DUAL fast read
072.25128.0061	0	0
072.25128.0851	0	0
072.25647.0000	0	0
072.25064.0401	0	0

Main Func = RTC

Follow RO15



29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.




Main Func = Thermal Sensor

Follow Pinehills KBL

PWM FAN1


Layout Note:

Signal Routing Guideline:
Trace width = 15mil



TEMPERATURE (°C)	T_CRIT#				
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107
	7.5KΩ	79	89	99	109
	10.5KΩ	81	91	101	111
	14KΩ	83	93	103	113
	18.7KΩ	85	95	105	115

Follow Pinehills KBL (SF13)



<https://vinafix.com>

©Core Design


(Blanking)

Main Func = Audio

AUD_SPK_R- >>> 27
AUD_SPK_R+ >>> 27
AUD_SPK_L- >>> 27
AUD_SPK_L+ >>> 27
MIC2_VREFO >>> 27
27,29,66 SLEEVE <<< 27
LINE1_L >>> 27
AUD_HP1_JACK_L >>> 27
LINE1_VREFO_L >>> 27
AUD_HP1_JACK_R >>> 27
LINE1_R >>> 27
LINE1_VREFO_R >>> 27
27,29,66 RING2 <<< 27
SLEEVE >>> 27,29,66
66 AUD_HP1_JACK_L1 <<< 66
JACK_PLUG >>> 66
66 AUD_HP1_JACK_R1 <<< 66
RING2 >>> 66
AUD_SENSE <<< 27


Follow Pinehills KBL

Speaker



Follow Pinehills KBL


Universal Jack (Moved to I/O Board)



Layout Note:


Width>40mil, to improve Headphone Crosstalk noise
Change it to sharp will be better.
Add 2 vias (>0.5A) when trace layer change.





<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3






Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 30 of 106





Follow Pinehills KBL (KS13)



Rising time (10%-90%)要>0.5ms and <100ms.
Reserved 4.7uf for surge improvement
follow vender circuit review -20180319

[illegible]

RTL8111H-CG
(071.8111H.0003)







Main Func = LAN



LAN_LED0# >>> 31
LAN_LED1# >>> 31
LAN_LED2# >>> 31
MASK_BASE_LED0# >>> 64

LAN_MD0_N >>> 31
LAN_MD0_P >>> 31
LAN_MD2_N >>> 31
LAN_MD2_P >>> 31
LAN_MD4_N >>> 31
LAN_MD4_P >>> 31
LAN_MD6_N >>> 31
LAN_MD6_P >>> 31

LAN Transformer




Follow Pinehills KBL (KS13)




remove TP follow kyloren 15 IO layout 空間不足

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 33 of	106

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	Pinehills 13" WHL-U	X02



Date: Monday, September 23, 2019	Sheet 34 of 106
----------------------------------	-----------------

Main Func = USB3.0 Port2

USB_OC1# <<< 16
24.66/5B_EN# <<>>



Follow Pinehills KBL









<Core Design>

DELL		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB (USB Power switch/Redr)			
Size	Document Number	Rev	
Pinehills 13" WHL-U			X02
Date: Monday, September 23, 2019	Sheet 35	of	108




Follow Pinehills KBL

USB3.0 Port2




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB30

Size A4	Document Number <i>Pinehills 13" WHL-U</i>	Rev <i>X02</i>
Date: Monday, September 23, 2019		Sheet 37 of 106

5

4

3

2

1

D

D

C

C

B


B

A

A

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB30			
Size	Document Number		Rev
A4	Pinehills 13" WHL-U		X02
Date:	Monday, September 23, 2019		Sheet 38 of 106

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
(Reserved)			
Size A2	Document Number	Rev	
	Pinehills 13" WHL-U	X02	
Date:	Monday, September 23, 2019	Sheet	39 of 108

```


PM_SLP_S0M >>> 17.27
100V_VTT_PWRGD >>> 51
17.24 RUPWRCK <<<
3V_SV_EN <<< 45

ALWOK >>> 24
PURE_HW_SHUTDOWN >>> 25
PM_SLP_S4M >>> 17.24
100V_S5_PWRGD >>> 52
PWRM_PWRGD >>> 24


GPWC_HV_BOOTMPC <<< 21
VLE_EN <<< 44.45

```

5V_S0 Consumption
Peak current: 5A
3D3V_S0
3D3V_S0 Consumption
Peak current: 2.5A



Follow Pinehills KBL



EOPIO and EDRAM

+V_EDRAM_VR

Voltage = 1.0 V ± 50 mV
Imax = 3.2 A
TRISE = 240 us



+V_EOPIO_VR

Voltage = 1.0 V ± 50 mV
Imax = 2.8 A
TRISE = 240 us

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.


MANAGEMENT RAIL POWER GENERATION

VCCST_CPU




Follow Jedi15

+VCCIO/+VCCSTG



1D2V_VCCSFR_OC




+V1.8S0

20190524 (DVT1)
Change to DY

TEST_PG_EC <<<—

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DS}	$V_{GS}=0V, I_D=250\mu A$	20	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{DD}, I_D=250\mu A$	0.3	0.64	0.9	V



<https://vinafix.com>

<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Connected_Standby(1/2)+DS3		
Size A4	Document Number Pinehills 13" WHL-U	Rev X02
Date: Monday, September 23, 2019	Sheet 41 of 106	

<https://vinafix.com>

Main Func = ADT Input




Follow Pinehills KBL (Bucky)



Main Func = M-BAT Input

Follow Pinehills KBL



<https://vinafix.com>








TABLE 22: PMU PM PROGRAMMING OPTIONS


PMU AND RESISTANCE (mΩ)	TP	DA	MAX	CELL	DETAILS	SWITCHING FREQUENCY	Autonomous charging	AC/DC	PMU2
0	5	7.33mV	No	0.475					
8.48		7.33mV	No	1.5					
54.7		1mV	No	1.5					
21.0		1mV	No	0.475					
28.0		7.33mV	Yes	0.475					
35.7		7.33mV	Yes	1.5					
43.2	2	7.33mV	Yes	1.5					
52.5		7.33mV	Yes	0.475					
62.5		1mV	No	0.475					
71.5		1mV	No	1.5					
82.5		7.33mV	No	1.5					
93.5		7.33mV	No	0.475					
105	3	7.33mV	No	0.475					
118		7.33mV	No	1.5					
138		1mV	No	1.5					
147		1mV	No	0.475					
162		7.33mV	Yes	0.475					
178		7.33mV	Yes	1.5					
196	4	7.33mV	Yes	1.5					
215		7.33mV	Yes	0.475					
237		1mV	No	0.475					
261		1mV	No	1.5					
287		7.33mV	No	1.5					
316		7.33mV	No	0.475					
348	5	7.33mV	No	0.475					







Need EE Check

Follow customer circuits.

CHECK EE follow customer circuits.




5	
Main Func = CPU_CORE	



WHL_U42_15W
Icc(max)=31A
TDC=18A

Confirm with EE
22uF/0603 total 32pcs
(78.22610.5BLDL)



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ISL95859C_CPU_VCORE(2/3)			
Size	Document Number	Rev	
A3	Red Hawk 13" WHL-U		X02
Date:	Monday, September 23, 2019	Sheet	47 of 105

Main Func = CPU_CORE



PWR_VCCGT_PWMA >> 46
PWR_VCCGT_FCCM# >> 46
PWR_VCCGT_ISEN1 << 46,48
PWR_VCCGT_ISUMP << 46,48
PWR_VCCGT_ISUMN << 46,48
PWR_VCCGT_ISEN2 << 46,48
PWR_VCCGT_PWMB >> 46
PWR_VCCGT_ISEN2 << 46,48
PWR_VCCGT_ISUMP << 46,48
PWR_VCCGT_ISUMN << 46,48
PWR_VCCGT_ISEN1 << 46,48



WHL_U42_15W
Icc(max)=70A
TDC= 428A

Confirm with EE
22uF/0603 total 36pcs
(78.22610.5BLDL)

Modify netname refer STD rule
2017.10.24



Modify netname refer STD rule
2017.10.24

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu,
Taipei Hsien 221, Taiwan, R.O.C.

Title
NCP81210MN_CPU_VCCGTUS

Size
A2

Document Number
Pinehills 13" WHL-U

Rev
X02

Date: Monday, September 23, 2019Sheet 49 of 106

Main Func = VCCSA

068.R4710.2141
Cyntec. 4.85mm x4.7mm x3.0mm
DCR: 5.0~5.9mohm
Idc : 14A , Isat : 14.2A


I_{cc}(max)=6A
TDC=4.5A

PWR_VCCSA_PWM >>> 46

46 PWR_VCCSA_ISUMP <<< _____

46 PWR_VCCSA_ISUMN <<< _____

PWR_VCCSA_FCCM >>> 46



If no need support PS4 mode
please change to ISL6208C
74.06208.B73

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VCCSA			
Size A3	Document Number		Rev
	Pinehills 13" WHL-U		X02
Date:	Monday, September 23, 2019	Sheet 50 of	105


```
SSID = PWR.Plane.Regulator_VCCIO/VCCPRIM_CORE
```

<https://vinafix.com>

&ltCore Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	--------------

(Reserved)

Size

Document Number

Rev


A2	Pinehills 13" WHL-U	X02
Date: Monday, September 23, 2019		
Sheet 53 of 106		

Main Func = 2D5V/ 1D8V


Main Func = 2D5V/ 1D8V

PM_SLP_S4# >>> 17,40
PWR_2D5V_PG <<< 61
3V_5V_DSW_OK >>> 25,52
24 1D8V_S5_PWROK <<<

APL5934 for 2D5V



APL5934 for 1D8V_S5




<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)
Size	Document Number	Rev	
A3	Pinehills 13" WHL-U	X02	
Date:	Monday, September 23, 2019	Sheet	54 of 106


Main Func = LCD



Brightness control pin 4.7Kohm -180201




LCD BIST for G10 (Was test only for G9)



Follow Pinehills KBL

M-BIST for G10 (Proposed schematic)




https://vinafix.com

Main Func = IR CAM




<https://vinafix.com>

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 56 of	106

Follow Pinehills KBL

HDMI_DDI_TX_N3 >>> 4
HDMI_DDI_TX_P3 >>> 4
HDMI_DDI_TX_N2 >>> 4
HDMI_DDI_TX_P2 >>> 4
HDMI_DDI_TX_N1 >>> 4
HDMI_DDI_TX_P1 >>> 4
HDMI_DDI_TX_N0 >>> 4
HDMI_DDI_TX_P0 >>> 4
CPU_DP1_CTRL_CLK >>> 4
CPU_DP1_CTRL_DATA <<< 4
HDMI_HPD_CPU <<< 4




EMI Request:



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Pinehills 13" WHL-U

Rev


X02

Date: Monday, September 23, 2019

Sheet 59 of 106

(Blanking)





<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Blanking)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 60 of	106

3.3 Peak current consumption

Table 3-4 Peak current consumption

Name	Description	Value (mA)	Notes
Peak current	Peak current from 3.3 V supply	1.36A	



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	NGFF WLAN CONN		
Size	Document Number	Rev	
A0	Jedi15"17" WHL-U	X02	
Date	Monday, September 23, 2019	Sheet	61 of 108

A

B

C

D

E

4

4

3

3

2

2


1

1





(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Pinehills 13" WHL-U</i>		Rev <i>X02</i>
Date: Monday, September 23, 2019		Sheet 62 of	106

Main Func = SSD M.2



Follow R013

SSD M.2 CONN




Table 13-12.SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:


- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices** or **PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

<https://vinafix.com>

Main Func = Battery LED

Main Func = SATA/PCIE SSD LED


MASK_SATA_LED#	>>>	24
SATA_LED#	>>>	16
M2_PCE_LED#	>>>	03





KBCD_7] >>> 24
 KBCD_18] <<< 24
 KB_DET# <<< 24
 CAP_LED_R >>> 24
 F4_LED_R >>> 24

Follow Pinehills KBL (SF13)


Internal KeyBoard Connector




MB Pin NO.	Description	Module Pin NO.
1	Diagnostic	1
2	KSI(7):S8	2
3	KSI(4):S7	3
4	KSI(4):S5	4
5	KSI(2):S3	5
6	KSI(5):S6	6
7	KSI(1):S2	7
8	KSI(3):S4	8
9	KSI(0):S1	9
10	KSI(5):D6	10
11	KSI(4):D5	11
12	KSI(7):D8	12
13	KSI(6):D7	13
14	KSI(8):D9	14
15	KSI(3):D4	15
16	KSI(1):D2	16
17	KSI(2):D3	17
18	KSI(0):D1	18
19	KSI(12):D13	19
20	KSI(16):D17	20
21	KSI(15):D16	21
22	KSI(13):D14	22
23	KSI(14):D15	23
24	KSI(9):D10	24
25	KSI(11):D12	25
26	KSI(10):D11	26
27	NC	27
28	NC	28
29	NC	29
30	Caps Lock LED	30
31	NC	31
32	F4 LED (MIC Mute LED)	32

CAP LED Control
LOW acted from KBC GPIOF4 LED (MIC Mute LED) Control
LOW acted from KBC GPIO

Follow RO13




Precision Touch Pad Connector



Pin	Module	Pin	Module
1	TP_SW	1	TP_SW
2	TP_SW	2	TP_SW
3	TP_SW	3	TP_SW
4	TP_SW	4	TP_SW
5	TP_SW	5	TP_SW
6	TP_SW	6	TP_SW
7	TP_SW	7	TP_SW
8	TP_SW	8	TP_SW
9	TP_SW	9	TP_SW
10	TP_SW	10	TP_SW
11	TP_SW	11	TP_SW
12	TP_SW	12	TP_SW
13	TP_SW	13	TP_SW
14	TP_SW	14	TP_SW
15	TP_SW	15	TP_SW
16	TP_SW	16	TP_SW
17	TP_SW	17	TP_SW
18	TP_SW	18	TP_SW
19	TP_SW	19	TP_SW
20	TP_SW	20	TP_SW
21	TP_SW	21	TP_SW
22	TP_SW	22	TP_SW
23	TP_SW	23	TP_SW
24	TP_SW	24	TP_SW
25	TP_SW	25	TP_SW
26	TP_SW	26	TP_SW
27	TP_SW	27	TP_SW
28	TP_SW	28	TP_SW
29	TP_SW	29	TP_SW
30	TP_SW	30	TP_SW
31	TP_SW	31	TP_SW
32	TP_SW	32	TP_SW

Follow Pinehills KBL

Support PTP



Need to check with SW.

Main Func = IO Connector

USB36/USB30_RX_P
USB36/USB30_RX_N
USB36/USB30_TX_P
USB36/USB30_TX_N

16 USB3_USB20_P
16 USB3_USB20_N


19 SD_READ_MODE#
U3_PD#_EC

16 CARD1_USB20_P
16 CARD1_USB20_N

16 USB_OC0#
24.35 USB_EN#
64 PWR_SWLED1#_A
24.55 KBC_PWRBTN#
64 BAT_WHITE
64 BAT_AMBER

27.29 SLEEVE
27.29 RING2
AUD_HP1_JACK_L1
29 AUD_HP1_JACK_R1
JACK_PLUG


Follow Pinehills KBL




USB Part3 USB3.0

USB Part3 USB2.0


Card Reader



20190425 (EVT)
Add by Dell request
20190812 (DVT2)
follow EMC request



20190530 (DVT1)
Add R6605 for 3.0 re-driver



Follow REDHAWK


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			IO Board Conn (USB/AUDIO)	
Size	Document Number	Rev		
A3		Pinehills 13" WHL-U		X02
Date:	Monday, September 23, 2019	Sheet	66	of 106

Main Func = HALL SENSOR



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Lid_Wake</i>			
Size A4	Document Number <i>Pinehills 13" WHL-U</i>		Rev <i>X02</i>
Date: Monday, September 23, 2019		Sheet 67 of	106


Main Func = Debug

Follow Jedi 15

Debug Connector




EE Note:
Use ZZ.F0765.01401 DUMMY PAD for MP



	A	B
ME_FWP	Low	High
	Normal Operation (Default)	Override

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02

Date: Monday, September 23, 2019


Sheet 68 of 106

Main Func = Free Fall Sensor

<https://vinafix.com>

Note:
(1) Keep all signals are the same trace width. (included VDD, GND).
(2) No VIA under IC bottom.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A2

Document Number
Pinehills 13" WHL-U

Rev
X02

Date
Monday, September 23, 2019


Sheet
70

of
106

DisplayPort Source



USB3.0 TYPEC CONNECTOR



USB HOST



DisplayPort HPD



TypeC CC






MUX I2C



For displayport function at dead battery condition

Follow Pinehills KBL (Bucky)













FLIP- FLOP	CFE0 AMSEL	CFE1 EN	Mux Operation
X	LOW	LOW	POWER DOWN
LOW	LOW	HIGH	4-lane Orientation 1
HIGH	LOW	HIGH	4-lane Orientation 2
LOW	HIGH	HIGH	2-lane Orientation 1
HIGH	HIGH	HIGH	2-lane Orientation 2
LOW	LOW	LOW	USB3.1 only Orientation 1
HIGH	HIGH	LOW	USB3.1 only Orientation 2







	DCI	Snoop DCI
23 CTL1/HPDIN	DF ENABLE in GPIO mode HPD in I2C mode	DF Enable in GPIO mode Unused in I2C mode
29 CAP_SNK/DCI_DAT	AUX Snoop EN in GPIO mode DCI_DAT in I2C mode	AUX Snoop EN in GPIO mode EN in I2C mode
32 DCI_CLK	HPD in GPIO mode DCI_CLK in I2C mode	HPD

20190114(EVT)
CCG5 remove 2.0 MUX

Main Func = CCG5



```
Follow CCG5 CRB design
R7201 -> 64.22035.6DL 220k 14
R7213 -> 64.59035.6DL 590k 14
R7212 -> 64.30035.6DL 300k 14
R7214 -> 64.10035.6DL 100k 14
Vendor checked OK
```



	CCG5_ID	R7201 R7212	R7213 R7214	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.12035.6DL (120K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875





MOD_ID Settings			
Mux MOD_ID Settings			
MUX	MOD_ID1	MOD_ID2	Description
Titan Ridge	L1	N/A	TBT Configuration
PS8802	L4	L0	PS8802 Equalizer config #1
PS8802	L4	L1 - L3	Reserved for PS8802 Equalizer config #2,3,4 reserved
ANX7443	L5	L0	ANX7443 Equalizer config #1
ANX7443	L5	L1 - L3	Reserved for ANX7443 Equalizer config #2,3,4 reserved
TUSB546	L6	L0	TUSB546 Equalizer config #1
TUSB546	L6	L1 - L3	Reserved for TUSB546 Equalizer config #2,3,4 reserved
TUSB544	L6	L4	TUSB544 Equalizer config #1
TUSB544	L6	L5 - L7	Reserved for TUSB544 Equalizer config #2,3,4 reserved

Voltage Levels:
L0 = 0V ⁺
L1 = VDD0/8 ^{1/2}
L2 = 2*VDD0/8 ^{1/2}
L3 = 3*VDD0/8 ^{1/2}
L4 = 4*VDD0/8 ^{1/2}
L5 = 5*VDD0/8 ^{1/2}
L6 = 6*VDD0/8 ^{1/2}
L7 = 7*VDD0/8 ^{1/2}




USB3.0 TYPEC CONNECTOR



TypeC CC





Follow Pinehills KBL (Bucky)




Follow Bucky
P/N: 071.17030.000U
C TYPE-C PD CTRL SN1703018ZQZR BGA 96P

GPIO0 (USB_OC3#): default HI Set open drain to meet unplug , GPIO is high condition
GPIO1 (PD_OVP_TRIP_P1): default LO OK
GPIO4 (DP1_HPD_CPU): default LO OK
GPIO6 (PD_VBUS_C_CTRL1): default LO OK
GPIO7 (VBUS_P_CTRL): default LO OK



20180427 (DVT1)
Follow RO15 design

Follow RO15



+3D3V_VDD_DCIN

DC_IN_OK invert

Barrel Adapter Piug-in Detect

Barrel Adapter Piug-in Disable S4

PD_VBUS_C_CTRL1 invert

<https://vinafix.com>

Main Func = Thunderbolt

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number


Pinehills 13" WHL-U

Rev
X02

Main Func = dGPU

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 76	of 106

Main Func = dGPU

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 77 of	106

Main Func = dGPU

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Rev
X02

Date: Monday, September 23, 2019


Sheet 78 of 106

Pinehills 13" WHL-U

Main Func = dGPU

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 79 of 106

Main Func = dGPU

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 80 of 106

Main Func = dGPU

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 81 of 106

Main Func = dGPU

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 82 of 106

Main Func = dGPU

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 83 of	106

Main Func = dGPU

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 84 of	106

Main Func = dGFX_CORE

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 85 of 106

Main Func = dGPU

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Pinehills 13" WHL-U		Rev X02
Date: Monday, September 23, 2019		Sheet 86	of 106

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
GPU (RSVD)		
Size	Document Number	Rev
A3	Pinehills 13" WHL-U	X02
Date: Monday, September 23, 2019		
Sheet 87 of 106		

D

C

B

A

<https://vinafix.com>

5

4

3

2

1

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS (RSVD)

Size
A

Document Number

Pinehills 13" WHL-U

Rev


X02

Date: Monday, September 23, 2019


Sheet 88 of 106

Main Func = UnusedParts


ZZ.SCREW.W91




ZZ.00PAD.D11



ZZ.00PAD.7F1




ZZ.00PAD.921




20190805(DVT2)
DY SPR1 by EMC team

EMI STOP




20190805(DVT2)
DY EC8908-EC8911 by EMC team
DY EC8915-EC8917 by EMC team
DY EC8937-EC8939 by EMC team




SSID = EMI


Mind the voltage rating of the caps.





20190527 (DVT1)
Add EC8973, EC8974 by EMC team




20190617(DVT1)
Add EC8977-EC8985 by EMC team
20190805(DVT2)
DY EC8978 by EMC team
Change EC8973 EC8974 EC8977 EC8979 EC8980 to 1000p by EMC team





20190411 (EVT)
EMI remove EC8973-EC8982



20190527 (DVT1)
Add EC8975, EC8976 by EMC team




SSID = RF



<Core Design>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu,
Taipei Hsien 221, Taiwan, R.O.C.

Title

M-BIST

Size
A2

Document Number
Pinehills 13" WHL-U

Rev
X02


Date: Monday, September 23, 2019

Sheet 90 of 106

SSID = TPM

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size	Document Number	Rev
A3	Pinehills 13" WHL-U	X02

Date: Monday, September 23, 2019	Sheet 91 of 106
----------------------------------	-----------------



<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A3

Document Number
Pinehills 13" WHL-U


Date: Monday, September 23, 2019

Rev
X02

Sheet 92 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Pinehills 13" WHL-U


Date: Monday, September 23, 2019

Rev
X02

Sheet 93 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Pinehills 13" WHL-U


Date: Monday, September 23, 2019

Rev
X02

Sheet 94 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Pinehills 13" WHL-U


Date: Monday, September 23, 2019

Rev
X02

Sheet 95 of 106

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size	Document Number	Rev
A3	Pinehills 13" WHL-U	X02

Date: Monday, September 23, 2019

Sheet 96 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A3

Document Number

Pinehills 13" WHL-U

Rev


X02

Date: Monday, September 23, 2019

Sheet 97 of 106

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

Pinehills 13" WHL-U

Rev

X02

Date: Monday, September 23, 2019

Sheet 98 of 106

Main Func = Debug (MIPI)


20181126 (EVT)
Follow Dell EE Andelon suggestion
Only use 12 XDP signal

CFG3 >>>—

6,15

Follow Bandon Modify

EE Note:
Use ZZ.00PAD.Q81 DUMMY PAD for MP.



ITP_PMODE >>>—

6

- 3 PCH_JTAG_TCK <<<—
- 3 CPU_JTAG_PRDY#<<<—
- 3 CPU_JTAG_PREQ#<<<—
- 3 CPU_JTAG_TRST#<<<—
- 3 CPU_JTAG_TCK <<<—
- 3 CPU_JTAG_TDI <<<—
- 3 CPU_JTAG_TDO <<<—
- 3 CPU_JTAG_TMS <<<—
- 3 SYS_RESET# >>>—

https://vinafix.com



17

18 SPI_WP_CPU <<<—


17,55

PLTRST#_CPU >>>—

PM_RSMRST# <<<—




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Debug (XDP debug)		
Size A4	Document Number Pinehills 13" WHL-U	Rev X02
Date: Monday, September 23, 2019		
Sheet 99		of 106


CLK Block Diagram




WHL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




For DDR4 power sequence




WhiskerLake POWER UP SEQUENCE DIAGRAM






PCH SMBus Block Diagram




KBC SMBus Block Diagram



<https://vinafix.com>

Thermal Block Diagram



Audio Block Diagram

